

Figure 2




Figure 3





Figure 4




Notes:

- P_L is the low voltage terminal of the switch and the P_H is the high one. Q1 is a n-channel enhancement MOSFET

Figure 5

(A) RDS ON









Table 1: Output /Input Levels of EALS

Table 1: Output /Input Devois	
Gate	V _{HL}
0	1
1	0 + 2 1/2
1⇔3V	0⇔3V
0.45.037	1⇔non zero
V - AC voltage drop from P _H to P _L	
Gate = DC voltage drop to ground	







-∓IG.9

4

 \dagger

10.10